You do not have permission to edit this page, for the following reasons:

This IP address has been blocked from editing Wikipedia.
This does not affect your ability to read Wikipedia pages.
Most people who see this message have done nothing wrong. Some kinds of blocks restrict editing from specific service providers or telecom companies in response to recent abuse or vandalism, and can sometimes affect other users who are unrelated to that abuse. Review the information below for assistance if you do not believe that you have done anything wrong.

The IP address or range 44.223.0.0/16 has been blocked (disabled) by ‪ST47‬ for the following reason(s):

The IP address that you are currently using has been blocked because it is believed to be a web host provider. To prevent abuse, web hosts may be blocked from editing Wikipedia.
You will not be able to edit Wikipedia using a web host provider because it hides your IP address, much like a proxy or VPN.
We recommend that you attempt to use another connection to edit. For example, if you use a proxy or VPN to connect to the internet, turn it off when editing Wikipedia. If you edit using a mobile connection, try using a Wi-Fi connection, and vice versa. If you are using a corporate internet connection, switch to a different Wi-Fi network. If you have a Wikipedia account, please log in.
If you do not have any other way to edit Wikipedia, you will need to request an IP block exemption.

How to appeal if you are confident that your connection does not use a web host's IP address:
If you are confident that you are not using a web host, you may appeal this block by adding the following text on your talk page: ((unblock|reason=Caught by a web host block but this host or IP is not a web host. My IP address is _______. Place any further information here. ~~~~)). You must fill in the blank with your IP address for this block to be investigated. Your IP address can be determined here. Alternatively, if you wish to keep your IP address private you can use the unblock ticket request system. There are several reasons you might be editing using the IP address of a web host (such as if you are using VPN software or a business network); please use this method of appeal only if you think your IP address is in fact not a web host.

Administrators: The IP block exemption user right should only be applied to allow users to edit using web host in exceptional circumstances, and they should usually be directed to the functionaries team via email. If you intend to give the IPBE user right, a CheckUser needs to take a look at the account. This can be requested most easily at SPI Quick Checkuser Requests. Unblocking an IP or IP range with this template is highly discouraged without at least contacting the blocking administrator.

This block will expire on 23:54, 31 July 2024. Your current IP address is 44.223.99.31.

Even when blocked, you will usually still be able to edit your user talk page, as well as email administrators and other editors.

For information on how to proceed, please read the FAQ for blocked users and the guideline on block appeals. The guide to appealing blocks may also be helpful.

Other useful links: Blocking policy · Help:I have been blocked
This IP address range has been globally blocked.
This does not affect your ability to read Wikipedia pages.
Most people who see this message have done nothing wrong. Some kinds of blocks restrict editing from specific service providers or telecom companies in response to recent abuse or vandalism, and can sometimes affect other users who are unrelated to that abuse. Review the information below for assistance if you do not believe that you have done anything wrong.

This block affects editing on all Wikimedia wikis.
The IP address or range 44.223.0.0/16 has been globally blocked (disabled) by ‪AntiCompositeNumber‬ for the following reason(s):

Open proxy/Webhost: Visit the FAQ if you are affected

This block will expire on 13:57, 18 November 2024. Your current IP address is 44.223.99.31.

Even while globally blocked, you will usually still be able to edit pages on Meta-Wiki.

If you believe you were blocked by mistake, you can find additional information and instructions in the No open proxies global policy. Otherwise, to discuss the block please post a request for review on Meta-Wiki. You could also send an email to the stewards VRT queue at stewards@wikimedia.org including all above details.

Other useful links: Global blocks · Help:I have been blocked

You can view and copy the source of this page:

((Use mdy dates|date=September 2022))
((short description|Series of microprocessors from IBM))
((for|the instruction set named Power|Power ISA))
((refimprove|date=September 2022))
((POWER, PowerPC, and Power ISA))

'''IBM Power microprocessors''' (originally '''POWER''' prior to Power10) are designed and sold by [[IBM]] for [[Server (computing)|servers]] and [[supercomputers]].<ref>((cite web|url=https://www.ibm.com/it-infrastructure/power/power10|title=IBM Power10|website=[[IBM]]|access-date=December 29, 2021))</ref> The name "POWER" was originally presented as an acronym for "Performance Optimization With Enhanced RISC". The Power line of [[microprocessors]] has been used in IBM's [[RS/6000]], [[IBM AS/400|AS/400]], [[pSeries]], iSeries, System p, System i, and [[IBM Power Systems|Power Systems]] lines of servers and supercomputers. They have also been used in [[data storage device]]s and [[workstations]] by IBM and by other server manufacturers like [[Groupe Bull|Bull]] and [[Hitachi]].

The Power family was originally developed in the late 1980s, and remains under active development. In the beginning, they implemented the [[IBM POWER Instruction Set Architecture|POWER instruction set architecture]] (ISA), which evolved into [[PowerPC]] and later into [[Power ISA]]. In August 2019, IBM announced it would [[open source]] the Power ISA.<ref name="power opensource">((cite web |last1=Morgan |first1=Timothy |title=Big Blue Open Sources Power Chip Instruction Set |url=https://www.nextplatform.com/2019/08/20/big-blue-open-sources-power-chip-instruction-set/ |website=nextplatform.com |date=August 20, 2019 |publisher=Stackhouse Publishing Inc |access-date=August 20, 2019))</ref> As part of the move, it was also announced that administration of the [[OpenPOWER Foundation]] will now be handled by the [[Linux Foundation]].

== History ==

===Early developments===

====The 801 research project====
((Main|IBM 801))
In 1974 IBM started a project to build a telephone switching computer that required, for the time, immense computational power. Since the application was comparably simple, this machine would need only to perform [[Input/output|I/O]], [[Branch (computer science)|branches]], add [[Processor register|register-register]], move data between registers and [[Random-access memory|memory]], and would have no need for special instructions to perform heavy arithmetic. This simple design philosophy, whereby each step of a complex operation is specified explicitly by one machine instruction, and all instructions are required to complete in the same constant time, would later come to be known as [[RISC]]. When the telephone switch project was canceled, IBM retained the design for the general purpose processor and named it 801 after building #801 at [[Thomas J. Watson Research Center]].

==== The Cheetah project ====
By 1982 IBM continued to explore the [[superscalar]] limits of the 801 design by using multiple [[execution units]] to improve performance to determine if a RISC machine could maintain multiple instructions per cycle. Many changes were made to the 801 design to allow for multiple execution units and the Cheetah processor has separate units for [[Branch predictor|branch prediction]], [[Arithmetic logic unit|fixed-point]], and [[Floating-point unit|floating-point]] execution. By 1984 [[CMOS]] was chosen because it allows improved circuit integration and transistor-logic performance.

====The America project====
In 1985, research on a second-generation RISC architecture started at the IBM Thomas J. Watson Research Center, producing the "AMERICA architecture". In 1986, IBM Austin started developing the RS/6000 series computers based on that architecture. This was to become the first POWER processors using the first POWER ISA.

===POWER===
((Main|POWER1))
[[File:PowerISA-evolution.svg|thumb|A schematic showing the evolution of the different [[IBM POWER Instruction Set Architecture|POWER]], [[PowerPC]], and Power [[Instruction set architecture|ISAs]]]]
The first IBM computers to incorporate the POWER ISA are the RISC System/6000 or RS/6000 series.  They were released in February 1990. These RS/6000 computers were divided into two classes, POWERstation [[workstation]]s and POWERserver servers. The first RS/6000 CPU has 2 configurations, called the "RIOS-1" and "RIOS.9" (or more commonly the POWER1 CPU). A RIOS-1 configuration has a total of 10 discrete chips: an instruction cache chip, fixed-point chip, floating-point chip, 4 [[CPU cache|data L1 cache]] chips, storage control chip, input/output chips, and a clock chip. The lower cost RIOS.9 configuration has 8 discrete chips: an instruction cache chip, fixed-point chip, floating-point chip, 2 data cache chips, storage control chip, input/output chip, and a clock chip.

The POWER1 is the first microprocessor that used [[register renaming]] and [[out-of-order execution]]. A simplified and less powerful version of the 10 chip RIOS-1 was made in 1992, for lower-end RS/6000s. It uses only one chip and is called [[RISC Single Chip]] or RSC.

====POWER1 processors====
* ''RIOS-1''((snd)) the original 10-chip version
* ''RIOS.9''((snd)) a less powerful version of RIOS-1
* ''POWER1+''((snd)) a faster version of RIOS-1 made on a reduced fabrication process
* ''POWER1++''((snd)) an even faster version of RIOS-1
* ''RSC''((snd)) a single-chip implementation of RIOS-1
* ''[[RAD6000]]''((snd)) a radiation-hardened version of the RSC was made available for primarily use in space; it was a very popular design and was used extensively on many high-profile missions

===POWER2===
((Main|POWER2))
IBM started the [[POWER2]] processor effort as a successor to the POWER1. By adding a second fixed-point unit, a second powerful floating point unit, and other performance enhancements and new instructions to the design, the POWER2 ISA had leadership performance when it was announced in November 1993. The POWER2 was a multi-chip design, but IBM also made a single chip design of it, called the POWER2 Super Chip or P2SC that went into high performance servers and supercomputers. At the time of its introduction in 1996, the P2SC was the largest processor with the highest transistor count in the industry and was a leader in floating point operations.

====POWER2 processors====
* ''POWER2''((snd)) 6 to 8 chips were mounted on a [[High temperature co-fired ceramic|ceramic]] [[Multi-chip module|multi chip module]]
* ''POWER2+''((snd)) a cheaper 6-chip version of POWER2 with support for external L2 caches
* ''P2SC''((snd)) a faster and single chip version of POWER2
* ''P2SC+''((snd)) an even faster version or P2SC due to reduced fabrication process

===PowerPC===
((Main|PowerPC))
In 1991, [[Apple Inc.|Apple]] looked for a future alternative to the [[Complex instruction set computing|CISC]]-based [[Motorola 68000 series]] platform, and Motorola experimented with a RISC platform of its own, the [[88000]]. IBM joined the discussion and the three founded the [[AIM alliance]] to build the [[PowerPC]] ISA, heavily based on the POWER ISA, but with additions from both Apple and Motorola. It was to be a complete [[Word (computer architecture)|32/64 bit]] RISC architecture, and to range from very low end [[Embedded system|embedded]] [[microcontroller]]s to the very high end [[supercomputer]] and server applications.

After two years of development, the resulting PowerPC ISA was introduced in 1993. A modified version of the RSC architecture, PowerPC added [[Single-precision floating-point format|single-precision floating point instructions]] and general register-to-register multiply and divide instructions, and removed some POWER features. It also added a 64-bit version of the ISA and support for [[Symmetric multiprocessing|SMP]].

===The Amazon project===
((Main|IBM RS64))
In 1990, IBM wanted to merge the low end server and mid range server architectures, the RS/6000 RISC ISA and AS/400 CISC ISA into one common RISC ISA that could host both IBM's [[AIX]] and [[OS/400]] operating systems. The existing POWER and the upcoming PowerPC ISAs were deemed unsuitable by the AS/400 team so an extension to the 64-bit PowerPC instruction set was developed called PowerPC AS for ''Advances Series'' or ''Amazon Series''. Later, additions from the RS/6000 team and AIM Alliance PowerPC were included, and by 2001, with the introduction of POWER4, they were all joined into one instruction set architecture: the PowerPC v.2.0.

===POWER3===
((Main|POWER3))
The POWER3 began as PowerPC 630, a successor of the commercially unsuccessful [[PowerPC 620]]. It uses a combination of the POWER2 ISA and the 32/64-bit PowerPC ISA set with support for SMP and single-chip implementation. It was used to great extent in IBM's RS/6000 computers, and the second generation version, the POWER3-II, is the first commercially available processor from IBM using [[copper interconnect]]s. The POWER3 is the last processor to use a POWER instruction set, and all subsequent models use the PowerPC instruction sets.

====POWER3 processors====
* '''POWER3'''&nbsp;– Introduced in 1998, it combined the POWER and PowerPC instruction sets.
* '''POWER3-II'''&nbsp;– A faster POWER3 fabricated on a reduced size, copper based process.

===POWER4===
((Main|POWER4))
The POWER4 merged the 32/64 bit PowerPC instruction set and the 64-bit PowerPC AS instruction set from the Amazon project to the new PowerPC v.2.0 specification, unifying IBM's RS/6000 and AS/400 families of computers. Besides the unification of the different platforms, POWER4 was also designed to reach very high [[Clock rate|frequencies]] and have large on-die L2 caches. It is the first commercially available [[multi-core processor]] and came in single-die versions as well as in four-chip multi-chip modules. In 2002, IBM also made a cost- and feature-reduced version of the POWER4 called [[PowerPC 970]] by Apple's request.

====POWER4 processors====
* '''POWER4'''&nbsp;– The first dual core microprocessor and the first PowerPC processor to reach beyond 1&nbsp;GHz.
* '''POWER4+'''&nbsp;– A faster POWER4 fabricated on a reduced process.

===POWER5===
((Main|POWER5))
The POWER5 processors built on the popular POWER4 and incorporated [[simultaneous multithreading]] into the design, a technology pioneered in the PowerPC AS based [[RS64#RS64-III|RS64-III]] processor, and on-die [[memory controller]]s. It was designed for multiprocessing on a massive scale and came in multi-chip modules with onboard large L3 cache chips.

====POWER5 processors====
* '''POWER5'''&nbsp;– The iconic setup with four POWER5 chips and four L3 cache chips on a large multi-chip module.
* '''POWER5+'''&nbsp;– A faster POWER5 fabricated on a reduced process mainly to reduce power consumption.

===Power ISA===
((Main|Power ISA))
A joint organization was founded in 2004 called [[Power.org]] with the mission to unify and coordinate future development of the PowerPC specifications. By then, the PowerPC specification was fragmented since [[Freescale]] (née Motorola) and IBM had taken different paths in their respective development of it. Freescale had prioritized 32-bit embedded applications and IBM high-end servers and supercomputers. There was also a collection of licensees of the specification like [[Applied Micro Circuits Corporation|AMCC]], [[Synopsys]], [[Sony]], [[Microsoft]], [[P.A. Semi]], [[CRAY]], and [[Xilinx]] that needed coordination. The joint effort was not only to streamline development of the technology but also to streamline marketing.

The new instruction set architecture was called [[Power ISA]] and merged the PowerPC v.2.02 from the POWER5 with the PowerPC Book E specification from Freescale as well as some related technologies like the Vector-Media Extensions known under the brand name [[AltiVec]] (also called '''VMX''' by IBM) and [[hardware virtualization]]. This new ISA was called 'Power ISA v.2.03 and POWER6 was the first high end processor from IBM to use it. Older POWER and PowerPC specifications did not make the cut and those instruction sets were henceforth [[Deprecation|deprecated]] for good. There is no active development on any processor type today that uses these older instruction sets.

===POWER6===
((Main|POWER6))
POWER6 was the fruit of the ambitious ''eCLipz Project'', joining the ''I'' (AS/400), ''P'' (RS/6000) and [[IBM mainframe|''Z'' (Mainframe)]] instruction sets under one common platform. I and P was already joined with the POWER4, but the eCLipz effort failed to include the CISC based [[z/Architecture]] and where the [[IBM z10 (microprocessor)|z10 processor]] became POWER6's eCLipz sibling. ((As of|2021)), a separate line of processors implementing z/Architecture continue to be developed by IBM, with the latest being the [[IBM Telum (microprocessor)|IBM Telum]].<ref>((Cite web |date=2022-04-29 |title=IBM's New Telum Chip Reboots the Mainframe |url=https://spectrum.ieee.org/mainframe-ibm-z16-telum |access-date=2022-05-05 |website=IEEE Spectrum |language=en))</ref>

Because of eCLipz, the POWER6 is an unusual design as it aimed for very high frequencies and sacrificed out-of-order execution, something that has been a feature for POWER and PowerPC processors since their inception. POWER6 also introduced the [[decimal floating point]] unit to the Power ISA, something it shares with z/Architecture.

With the POWER6, in 2008 IBM merged the former [[System p]] and [[IBM AS/400|System i]] server and workstation families into one family called [[IBM Power Systems|Power Systems]]. Power Systems machines can run different operating systems like AIX, [[Linux]], and [[IBM i]].

====POWER6 processors====
* '''POWER6'''&nbsp;– Reached 5&nbsp;GHz; comes in modules with a single chip on it, and in MCM with two L3 cache chips.
* '''POWER6+'''&nbsp;– A minor update, fabricated on the same process as POWER6.

===POWER7===
((Main|POWER7))
The POWER7 symmetric multiprocessor design was a substantial evolution from the POWER6 design, focusing more on power efficiency through multiple cores, simultaneous multithreading (SMT), out-of-order execution and large on-die eDRAM L3 caches. The eight-core chip could execute 32 threads in parallel, and has a mode in which it could disable cores to reach higher frequencies for the ones that are left. It uses a new high-performance floating point unit called VSX that merges the functionality of the traditional FPU with AltiVec. Even while the POWER7 run at lower frequencies than POWER6, each POWER7 core performs faster than its POWER6 counterpart.

====POWER7 processors====
* '''POWER7'''&nbsp;– Comes in single-chip modules or in quad-chip MCM-configurations for supercomputer applications.
* '''POWER7+'''&nbsp;– Scaled down fabrication process, and increased L3 cache and frequency.

=== POWER8 ===
((Main|POWER8))
POWER8 is a 4&nbsp;GHz, 12 core processor with 8 hardware threads per core for a total of 96 threads of parallel execution. It uses 96&nbsp;[[MiB|MB]] of eDRAM L3 cache on chip and 128&nbsp;MB off-chip L4 cache and a new extension bus called CAPI that runs on top of PCIe, replacing the older [[PowerPC 600#6XX and GX buses|GX bus]]. The CAPI bus can be used to attach dedicated off-chip accelerator chips such as [[GPUs]], [[Application-specific integrated circuit|ASIC]]s and [[FPGA]]s. IBM states that it is two to three times as fast as its predecessor, the POWER7.

It was first built on a [[22 nanometer]] process in 2014.<ref>[http://www.itjungle.com/tfh/tfh070912-story01.html The Four Hundred-Some Insight Into Those Future Power7+ Processors]</ref><ref>[http://www.profi-ag.de/wps/wcm/connect/0750ad004e9016be9fdc9f7e9d9936e7/Praesentation-PROFIAG-IBMPower7.pdf IBM Power Systems 2013.]((Dead link|date=January 2020 |bot=InternetArchiveBot |fix-attempted=yes ))</ref><ref>((Cite web |url=http://komplex-it.dk/media/128719/ibm_power8.pdf |title=IBM POWER8 - Announce / Availability Plans |access-date=August 11, 2018 |archive-url=https://web.archive.org/web/20140524004044/http://komplex-it.dk/media/128719/ibm_power8.pdf |archive-date=May 24, 2014 |url-status=dead ))</ref> In December 2012, IBM began submitting patches to the 3.8 version of the [[Linux kernel]], to support new POWER8 features including the VSX-2 instructions.<ref>[http://lkml.indiana.edu/hypermail/linux/kernel/1212.1/03373.html Linux-Kernel Archive: [git pull&#93; Please pull powerpc.git next branch]</ref>

=== POWER9 ===
((Main|POWER9))
IBM spent much time designing the POWER9 processor according to William Starke, a systems architect for the POWER8 processor.<ref name="TheRegHotChips2013">[https://www.theregister.co.uk/2013/08/27/ibm_power8_server_chip/ You won't find this in your phone: A 4&nbsp;GHz 12-core Power8 for badass boxes]</ref> The POWER9 is the first to incorporate elements of the Power ISA version 3.0 that was released in December 2015, including the VSX-3 instructions, and also incorporates support for [[Nvidia]]'s [[NVLink]] bus technology.<ref>[https://sourceware.org/ml/binutils/2015-11/msg00071.html Add full Power ISA 3.0 / POWER9 binutils support]</ref><ref>[http://wccftech.com/nvidia-volta-gpus-ibm-power9-cpus-deliver-300-petaflops-performance-2017-summit-sierra-supercomputers/ NVIDIA Volta GPUs and IBM Power9 CPUs To Deliver Up To 300 PetaFlops of Performance in 2017 With Summit and Sierra Supercomputers]</ref>

The [[United States Department of Energy]] together with [[Oak Ridge National Laboratory]] and [[Lawrence Livermore National Laboratory]] contracted IBM and Nvidia to build two supercomputers, the Sierra and the Summit, based on POWER9 processors coupled with Nvidia's [[GeForce#VOLTA|Volta]] GPUs. The ''Sierra'' went online in 2017 and the ''Summit'' in 2018.<ref name="sc14-power9">[http://www.anandtech.com/show/8727/nvidia-ibm-supercomputers NVIDIA Volta, IBM POWER9 Land Contracts For New US Government Supercomputers]</ref><ref>[https://www.olcf.ornl.gov/summit/ ORNL Summit home page]</ref><ref>[https://www.llnl.gov/news/next-generation-supercomputer-coming-lab Lawrence Livermore signs contract with IBM]</ref>

POWER9, which was launched in 2017, is manufactured using a [[14 nm]] [[FinFET]] process, and comes in four versions, two 24 core SMT4 versions intended to use [[PowerNV]] for [[Scalability#Horizontal and vertical scaling|scale up]] and [[Scalability#Horizontal and vertical scaling|scale out]] applications, and two 12 core SMT8 versions intended to use PowerVM for scale-up and scale-out applications. Possibly there will be more versions in the future since the POWER9 architecture is open for licensing and modification by the [[OpenPOWER Foundation]] members.<ref>[https://www.theregister.co.uk/2016/04/07/open_power_summit_power9/ Power9: Google gives Intel a chip-flip migraine, IBM tries to lures big biz]</ref>

=== Power10 ===
((Main|Power10))
Power10 is a CPU introduced in September 2021.  It is built on a 7 nm technology.<ref>[https://www.anandtech.com/show/13740/ibm-samsungs-7nm-euv-power-z-cpu IBM to use Samsung 7nm EUV for Next-Gen POWER and z CPUs]</ref><ref>[https://www.nextplatform.com/2015/08/10/ibm-roadmap-extends-power-chips-to-2020-and-beyond/ IBM Roadmap Extends Power Chips To 2020 And Beyond]</ref>

== Devices ==
((mw-datatable))
{| class="wikitable sortable mw-datatable"
|-
! Name !! Image !! ISA !! Bits !! Cores !! Fab !! Transistors !! Die size !! L1 !! L2 !! L3 !! Clock !! Package !! Introduced
|-
| [[POWER1|RIOS-1]]
| 
| POWER
| style="white-space: nowrap;" | 32 bits
| 1
| 1.0 μm
| 6.9 M
| 1284&nbsp;mm<sup>2</sup>
| 8&nbsp;[[KiB|KB]]&nbsp;I<br />64&nbsp;KB&nbsp;D
| n/a
| n/a
| 20–30&nbsp;MHz
| 10 chips<br />in CPGA<br />on PCB
| 1990
|-
| RIOS.9
| [[File:IBM POWER1 processor.jpg|100px]]
| POWER
| 32 bits
| 1
| 1.0 μm
| 6.9 M
| 
| 8&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D
| n/a
| n/a
| 20–30&nbsp;MHz
| 8 chips<br />in CPGA<br />on PCB
| 1990
|-
| [[POWER1|POWER1+]]
|
| POWER
| 32 bits
| 1
| 
| 6.9 M
| 
| 8&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D
| n/a
| n/a
| 25–41.6&nbsp;MHz
| 8 chips<br />in CPGA<br />on PCB
| 1991
|-
| POWER1++
|
| POWER
| 32 bits
| 1
| 
| 6.9 M
| 
| 8&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D
| n/a
| n/a
| 25–62.5&nbsp;MHz
| 8 chips<br />in CPGA<br />on PCB
| 1992
|-
| [[RISC Single Chip|RSC]]
| [[File:POWER1-RSC.jpg|100px]]
| POWER
| 32 bits
| 1
| 0.8 μm
| 1 M
| 226.5&nbsp;mm<sup>2</sup>
| 8&nbsp;KB<br />unified
| n/a
| n/a
| 33–45&nbsp;MHz
| 201 pin CPGA
| 1992
|-
| [[POWER2]]
| [[File:POWER2-MCM.jpg|100px]]
| POWER2
| 32 bits
| 1
| 0.72 μm
| 23 M
| 1042.5&nbsp;mm<sup>2</sup><br />819&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />128&ndash;265&nbsp;KB&nbsp;D
| n/a
| n/a
| 55–71.5&nbsp;MHz
| 6–8 dies<br />on ceramic 734 pin MCM
| 1993
|-
| POWER2+
| [[File:POWER2+-MCM.jpg|100px]]
| POWER2
| 32 bits
| 1
| 0.72 μm
| 23 M
| 819&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />64&ndash;128&nbsp;KB&nbsp;D
| 0.5&ndash;2&nbsp;MB<br />external
| n/a
| 55–71.5&nbsp;MHz
| 6 chips<br />in CBGA<br />on PCB
| 1994
|-
| P2SC
|
| POWER2
| 32 bits
| 1
| 0.29 μm
| 15 M
| 335&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />128&nbsp;KB&nbsp;D
| n/a
| n/a
| 120–135&nbsp;MHz
| CCGA
| 1996
|-
| P2SC+
| [[File:P2SC+.jpg|100px]]
| POWER2
| 32 bits
| 1
| 0.25 μm
| 15 M
| 256&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />128&nbsp;KB&nbsp;D
| n/a
| n/a
| 160&nbsp;MHz
| CCGA
| 1997
|-
| [[IBM RAD6000|RAD6000]]
| [[File:RAD6000.jpg|100px]]
| POWER
| 32 bits
| 1
| 0.5 μm
| 1.1 M
|
| 8&nbsp;KB unified
| n/a
| n/a
| 20–33&nbsp;MHz
| Rad hard
| 1997
|-
| [[POWER3]]
| [[File:POWER3.jpg|100px]]
| POWER2<br />PowerPC 1.1
| 64 bits
| 1
| 0.35 μm
| 15 M
| 270&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D
| 1–16&nbsp;MB<br />external
| n/a
| 200–222&nbsp;MHz
| 1088 pin CLGA
| 1998
|-
| POWER3-II
| [[File:POWER3-II.jpg|100px]]
| POWER2<br />PowerPC 1.1
| 64 bits
| 1
| 0.25 μm Cu
| 23 M
| 170&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D
| 1–16&nbsp;MB<br />external
| n/a
| 333–450&nbsp;MHz
| 1088 pin CLGA
| 1999
|-
| [[POWER4]]
| [[File:POWER4-SCM.jpg|100px]]
| PowerPC 2.00<br />PowerPC-AS
| 64 bits
| 2
| 180&nbsp;nm
| 174 M
| 412&nbsp;mm<sup>2</sup>
| 64&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 1.41&nbsp;MB<br />per core
| 32&nbsp;MB<br />external
| 1–1.3&nbsp;GHz
| 1024 pin CLGA<br>ceramic MCM
| 2001
|-
| POWER4+
| [[File:POWER4+-SCM.jpg|100px]]
| PowerPC 2.01<br />PowerPC-AS
| 64 bits
| 2
| 130&nbsp;nm
| 184 M
| 267&nbsp;mm<sup>2</sup>
| 64&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 1.41&nbsp;MB<br />per chip
| 32&nbsp;MB<br />external
| 1.2–1.9&nbsp;GHz
| 1024 pin CLGA<br>ceramic MCM
| 2002
|-
| [[POWER5]]
| [[File:POWER5-MCM.jpg|100px]]
| PowerPC 2.02<br />Power ISA 2.03
| 64 bits
| 2
| 130&nbsp;nm
| 276 M
| 389&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 1.875&nbsp;MB<br />per chip
| 32&nbsp;MB<br />external
| 1.5–1.9&nbsp;GHz
| ceramic DCM<br />ceramic MCM
| 2004
|-
| POWER5+
| [[File:POWER5+-QCM.jpg|100px]]
| PowerPC 2.02<br />Power ISA 2.03
| 64 bits
| 2
| 90&nbsp;nm
| 276 M
| 243&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 1.875&nbsp;MB<br />per chip
| 32&nbsp;MB<br />external
| 1.5–2.3&nbsp;GHz
| ceramic DCM<br />ceramic QCM<br />ceramic MCM
| 2005
|-
| [[POWER6]]
| [[File:POWER6-SCM-CLGA.jpg|100px]]
| Power ISA 2.03
| 64 bits
| 2
| 65&nbsp;nm
| 790 M
| 341&nbsp;mm<sup>2</sup>
| 64&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D<br />per core
| 4&nbsp;MB<br />per core
| 32&nbsp;MB<br />external
| 3.6–5&nbsp;GHz
| CLGA<br />OLGA
| 2007
|-
| POWER6+
| [[File:POWER6-DCM-OLGA.jpg|100px]]
| Power ISA 2.03
| 64 bits
| 2
| 65&nbsp;nm
| 790 M
| 341&nbsp;mm<sup>2</sup>
| 64&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D<br />per core
| 4&nbsp;MB<br />per core
| 32&nbsp;MB<br />external
| 3.6–5&nbsp;GHz
| CLGA<br />OLGA
| 2009
|-
| [[POWER7]]
| [[File:POWER7-SCM-CLGA.jpg|100px]]
| Power ISA 2.06
| 64 bits
| 8
| 45&nbsp;nm
| 1.2 B
| 567&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 256&nbsp;KB<br />per core
| 32&nbsp;MB<br />per chip
| 2.4–4.25&nbsp;GHz
| CLGA<br />OLGA<br />organic QCM
| 2010
|-
| POWER7+
| [[File:POWER7-SCM-OLGA.jpg|100px]]
| Power ISA 2.06
| 64 bits
| 8
| 32&nbsp;nm
| 2.1 B
| 567&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 256&nbsp;KB<br />per core
| 80&nbsp;MB<br />per chip
| 2.4–4.4&nbsp;GHz
| OLGA<br />organic DCM
| 2012
|-
| [[POWER8]]
| [[File:POWER8-DCM.jpg|100px]]
| Power ISA 2.07
| 64 bits
| 6<br />12
| 22&nbsp;nm
| ??<br />4.2 B
| 362&nbsp;mm<sup>2</sup><br />649&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D<br />per core
| 512&nbsp;KB<br />per core
| 48&nbsp;MB<br />96&nbsp;MB<br />per chip
| 2.75–4.2&nbsp;GHz
| OLGA DCM<br />OLGA SCM
| 2014
|-
|-
| POWER8<br/>with NVLink
| 
| Power ISA 2.07
| 64 bits
| 12
| 22&nbsp;nm
| 4.2 B
| 659&nbsp;mm<sup>2</sup>
| 32&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D<br />per core
| 512&nbsp;KB<br />per core
| 48&nbsp;MB<br />96&nbsp;MB<br />per chip
| 3.26&nbsp;GHz
| OLGA SCM
| 2016
|-
|-
| [[POWER9]] SU
|
| Power ISA 3.0
| 64 bits
| 12<br />24
| 14&nbsp;nm
| 8 B
| 
| 32&nbsp;KB&nbsp;I<br />64&nbsp;KB&nbsp;D<br />per core
| 512&nbsp;KB<br />per core
| 120&nbsp;MB<br />per chip
| ~4 GHz
|
| 2017
|-
| [[Power10]]
| [[File:IBM Power10 SCM.jpg|100px]] 
| Power ISA 3.1
| 64 bits
| 15<br />30
| 7&nbsp;nm
| 18 B
| 602&nbsp;mm<sup>2</sup>
| 48&nbsp;KB&nbsp;I<br />32&nbsp;KB&nbsp;D<br />per core
| 2&nbsp;MB<br />per core
| 120&nbsp;MB<br />per chip
| 3.5&nbsp;to&nbsp;4GHz
| OLGA SCM<br />OLGA DCM
| 2021
|-
! Name !! Image !! ISA !! Bits !! Cores !! Fab !! Transistors !! Die size !! L1 !! L2 !! L3 !! Clock !! Package !! Introduced
|}

== See also ==
* [[IBM OpenPower]]
* [[OpenPOWER Foundation]]

== References ==
((Reflist))

== External links ==
* [https://lwn.net/Articles/567099/ IBM Announces $1 Billion Linux Investment for Power Systems] ([[LWN.net]])

((IBM))

((DEFAULTSORT:POWER))
[[Category:IBM microprocessors]]

Pages transcluded onto the current version of this page (help):

IBM Power microprocessors (edit)
Template:Ambox (view source) (template editor protected)
Template:As of (view source) (template editor protected)
Template:Category handler (view source) (protected)
Template:Cite web (view source) (protected)
Template:DMCA (view source) (template editor protected)
Template:Dated maintenance category (view source) (template editor protected)
Template:Dated maintenance category (articles) (view source) (template editor protected)
Template:Dead link (view source) (template editor protected)
Template:FULLROOTPAGENAME (view source) (template editor protected)
Template:Find sources mainspace (view source) (template editor protected)
Template:Fix (view source) (protected)
Template:Fix/category (view source) (protected)
Template:For (view source) (template editor protected)
Template:Hlist/styles.css (view source) (protected)
Template:IBM (edit)
Template:Icon (view source) (template editor protected)
Template:Main (view source) (template editor protected)
Template:Main other (view source) (protected)
Template:More citations needed (view source) (template editor protected)
Template:Mw-datatable (view source) (semi-protected)
Template:Navbox (view source) (template editor protected)
Template:Ns has subpages (view source) (protected)
Template:POWER, PowerPC, and Power ISA (edit)
Template:Pagetype (view source) (protected)
Template:Refimprove (view source) (template editor protected)
Template:Reflist (view source) (protected)
Template:Reflist/styles.css (view source) (protected)
Template:Row hover highlight (view source) (semi-protected)
Template:Row hover highlight/styles.css (view source) (semi-protected)
Template:SDcat (view source) (protected)
Template:Short description (view source) (protected)
Template:Short description/lowercasecheck (view source) (protected)
Template:Sidebar (view source) (template editor protected)
Template:Snd (view source) (template editor protected)
Template:Spaced en dash (view source) (template editor protected)
Template:Use mdy dates (view source) (template editor protected)
Template:Yesno (view source) (protected)
Module:Arguments (view source) (protected)
Module:Category handler (view source) (protected)
Module:Category handler/blacklist (view source) (protected)
Module:Category handler/config (view source) (protected)
Module:Category handler/data (view source) (protected)
Module:Category handler/shared (view source) (protected)
Module:Check for unknown parameters (view source) (protected)
Module:Citation/CS1 (view source) (protected)
Module:Citation/CS1/COinS (view source) (protected)
Module:Citation/CS1/Configuration (view source) (protected)
Module:Citation/CS1/Date validation (view source) (protected)
Module:Citation/CS1/Identifiers (view source) (protected)
Module:Citation/CS1/Utilities (view source) (protected)
Module:Citation/CS1/Whitelist (view source) (protected)
Module:Citation/CS1/styles.css (view source) (protected)
Module:Disambiguation/templates (view source) (protected)
Module:Find sources (view source) (template editor protected)
Module:Find sources/config (view source) (template editor protected)
Module:Find sources/links (view source) (template editor protected)
Module:Find sources/templates/Find sources mainspace (view source) (template editor protected)
Module:For (view source) (template editor protected)
Module:Format link (view source) (template editor protected)
Module:Hatnote (view source) (template editor protected)
Module:Hatnote/styles.css (view source) (template editor protected)
Module:Hatnote list (view source) (template editor protected)
Module:Icon (view source) (template editor protected)
Module:Icon/data (view source) (template editor protected)
Module:Labelled list hatnote (view source) (template editor protected)
Module:Message box (view source) (protected)
Module:Message box/ambox.css (view source) (protected)
Module:Message box/configuration (view source) (protected)
Module:Namespace detect/config (view source) (protected)
Module:Namespace detect/data (view source) (protected)
Module:Navbar (view source) (protected)
Module:Navbar/configuration (view source) (protected)
Module:Navbar/styles.css (view source) (protected)
Module:Navbox (view source) (template editor protected)
Module:Navbox/configuration (view source) (template editor protected)
Module:Navbox/styles.css (view source) (template editor protected)
Module:Ns has subpages (view source) (protected)
Module:Pagetype (view source) (protected)
Module:Pagetype/config (view source) (protected)
Module:Pagetype/disambiguation (view source) (protected)
Module:Pagetype/rfd (view source) (template editor protected)
Module:Pagetype/setindex (view source) (protected)
Module:Pagetype/softredirect (view source) (protected)
Module:SDcat (view source) (protected)
Module:Sidebar (view source) (template editor protected)
Module:Sidebar/configuration (view source) (template editor protected)
Module:Sidebar/styles.css (view source) (template editor protected)
Module:String (view source) (protected)
Module:Unsubst (view source) (protected)
Module:Wikitext Parsing (view source) (protected)
Module:Yesno (view source) (protected)

Return to IBM Power microprocessors.

Retrieved from "https://en.wikipedia.org/wiki/IBM_Power_microprocessors"